INTRODUCTION
'Designers of analog integrated circuits often find dealing with offsets challenging. The conventional approach of _ _ .. using large blocking. capacitors in conjunction with resistive elements is unfeasible for single-chip designs, as these require unrealistically large areas for large time constants. Other schemes include intricate feedback loops for compensating of the offsets or complex clocking schemes [I] , periodically calculating and subtracting the offset.
Floating gate transistors have a conducting gate encapsulated in a high quality insulator such as S O 2 . Charge can be removed or added to the floating gate by three mechanisms -I ) Increasing electron energy by UV light, 2) Using Fowler-Nordheim tunnelling [5] and 3) Hot electron injection. The last two mechanisms can be used to adjust the charge on the gate dynamically [2] [3] [4] .
NMOS device hot-electron injection 121 131 141 171:
In this process electrons near the surface of a semiconductor acquire more than about 3.2 eV of energy, typically by being accelerated in an intense electric field, such as that produced in devices operated in the weak inversion region. 3.2eV are enough to surmount the silicodsilicon-dioxide harrier and so once in the silicon dioxide conduction band, an electric field applied across the oxide can carry these electrons to the floating gate. In order to make the. drain-gate electric field favour hot V Figure 1 : The auto-input-offset removing floating gate pseudo-differential transconductor. The negative feedback is provided by the physical mechanisms of electron tunnelling and nFET hot-electron injection.
electron injection, the threshold voltage of an NMOS transistor is raised, by increasing the doping of the substrate. This is achieved by violating design rules in a true twin-well process by placing a PTUB directly on a psubstrate and placing a normal NMOS device on this highly doped substrate. Altematively in a BiCMOS process the bipolar base dopant can he used to increase the substrate doping [4] . The hot electron injection gate current increases linearly with the source current, over the whole of the sub-threshold range, when Vdb and Vgb are held constant [6] and is exponentially dependent on the drainsource voltage. The current due to this mechanism can be modelled using the following form:
Where Ii, is the hot-electron injection current, I, is the device source current, Vdc is the drain-channel voltage and p, Vi.j are fit constants. 
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Fowler Nordheim Tunnelling 151 171:
The quantum mechanical nature of electrons i.e. the wave nature, allow an electron to have a finite probability of crossing what was once thought o f as an impenetrable oxide barrier. The probability of crossing the oxide, and hence the effective current can be increased by increasing the electric field strength across the barrier. Hence, using a Fowler -Nordheim form the tunnelling current can be modelled using the following form:
Where I,",, is the tunnelling current, Io is the pre-exponential current, t, is the oxide thickness, E" is the electric field strength, V,,, is the tunnelling voltage and VQ is the floating-gate voltage.
By taking advantage of these mechanisms the pseudodifferential floating-gate transconductor presented can be driven with differential signals with considerably large, slowly drifting, dc offsets. 
). This basic cell may be used to make a number of different circuit elements i.e. an op-amp, a driver for current mode differential circuits, etc.
The diode-connected FET serves two purposes. Firstly it provides the necessary feedback to realize a pseudodifferential behaviour between the two floating-gate devices. Secondly, it provides adequate compression at the common-source node to delay the hot-electron injection mechanism, hence increasing the settling time-constant.
The drain currents and tunnelling voltages are set such that, at the circuit's steady state operating point, i.e. 
2.
The two drain currents will change in opposite directions, i.e. if I, increases then I2 will decrease. This is due to the action of the shift in the common source voltage of the floating-gate pair.
The devices source voltage will be changed; hence the gate-source and drain-source . voltages will also change. This will cause an imbalance between the electron tunnelling and hot-electron injection mechanisms.
This imbalance will result in charge transfer; either to or from the floating gates, thus adjusting their voltages back to their quiescent steady-state values.
Therefore, the two drain currents will also return to their quiescent operating points, despite the inputs having a dc offset or low frequency drift.
3.
4.
5.

QUANTITATIVE OPERATION
DC Analysis:
Under steady-state conditions, i.e.
= the output currents are equal and therefore the floating-gate voltages must also be equal and constant. For this to occur the net charge on the floating-gates must remain unchanged, which implies the mechanisms of electron tunnelling and hot-electron injection balance one another.
I,"" -I ,
-PIsoe Applying Kircboffs Current Law (KCL) at the floatinggate node forms the following relationship.
Where Ci. is the input capacitance, Cfg, is the total floatinggate capacitance, Vrg is the floating-gate voltage, V,. is the input voltage, It"" is the tunnelling current and 1, is the bot-electron injection current. mechanism becomes more dominant, causing the voltage
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On applying an input signal, the contribution of the electron tunnelling and hot-electron injection currents can be considered as negligible, yielding:
This indicates that applying a relatively positive input voltage will cause an increase in the floating-gate voltage. Consequently the source voltage will also rise due to an increase in current in the diode connected FET. This will result in the following conditions:
Reviewing the net gate current (current into the floating gate) gives the expression:
Evaluating the above conditions (7) into this expression (8) yields:
The imbalance due to these mechanisms will bring the floating-gate and source voltages back to their quiescent steady-state values at which the equilibrium will be restored.
AC Analysis:
For small signals the model shown in figure 2 can be used as an approximation to the floating-gate input devices. 
SIMULATION RESULTS
The following simulation results have been obtained by creating AHDL tunneling and hot-electron injection models adapted for this particular 0.8pm process from those extracted by Diorio et al.
[3] [4].
This auto-input offset removal mechanism is illustrated in figures 3 and 4. ,_." .-.U-,*.,
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DISCUSSION
This paper introduces the concept of the auto-input-offset removing floating gate pseudo-differential transconductor based on the mathematical equations that model its components. Its ability to remove any dc offset has been successfully demonstrated, through simulation. The system assumes matching of tunnelling and injection devices. As indicated by the work of Millard et al. [SI, the use of tunneling and hot-electron injection will deteriorate the matching. For demanding applications, some form of feedback to the individual tunneling voltages may be required. However as technologies scale, the required tunnelling voltages are reduced and the quality of the oxides become better allowing for greater matching.
Also, as DiMaria et al. [9] have indicated, continual hot carrier injection and tunnelling will result in degradation of the oxide quality. Therefore when setting the tunnelling voltage (electric field strength) and floating-gate drain current (hot-electron energy,) they should be kept to a minimum in order to minimize oxide degradation effects.
The use of a diode-connected device attached to the common-source node means that common-mode small signals are not rejected; however these may be removed by using a classical differential pair as the next stage.
Assuming a cascaded structure of independent amplifiers the offsets should have a zero mean and these are removed at every stage the resulting offset should he similar in magnitude to the individual devices.
Future work can concentrate on using more advanced models in addition to dealing with practical issues such as layout and device matching.
The circuits' sensitivity to process variation can he determined, which could result in models suitable for fabrication. 
